

On-Chip Bus for SoC


2013 - 2017

Ando Ki, Ph.D. (adki@future-ds.com)

Agenda			
 Where it is about What is on-chip bus Standard and/or de factor standard bus n ot for SoC Interconnect landscape not for SoC De factor standard buses for SoC 	 ARM AMBA IBM CoreConnect Altera Avalon OpenCores Wishbone 		
Copyright © 2013-2017 by Ando Ki Introductio	nto OCB (2)		









	AMBA	CoreConnect	Wishbone	Avalon
owner	ARM	IBM	OpenCores	Altera
license Open and royalty-free, but license scheme is not clear free, but need agreement open/free, no license proprietary		proprietary		
where	www.arm.com	www.ibm.com	www.opencores.org	www.altera.com
buses	AXI, AHB, APB	PLB, OPB, DCR		
arbitration central ce		central	central	central
clock	synchronous	synchronous	synchronous	synchronous


AMBA: Advanced Microcontroller Bus Architecture


Copyright © 2013-2017 by Ando Ki

Introduction to OCB (6)










AMBA 4 AXI AMBA 3 AXI AMBA 2 AHB		AMBA 2 AHB		
	an extension of AMBA 3 AXI Burst length up to 256 Quality-of-service Removal of lock transaction Removal of write interleaving	channel architecture registers slices one address for burst up to 16 multiple outstanding bursts out of order completion data interleaving low-power interface		burst transfers pipelined operation split transactions single-cycle bus master handove single-clock edge operation multiple bus masters (up to 16) two uni-directional 32-bit data bus for read and write
	AMBA 4 APB	AMBA 3 APB		AMBA 2 APB
開始	an extension of AMBA 3 APB transaction protection (normal- privileged, secure-nonsecure, data-instruction) Sparse data transfer (partial access)	an extension of AMBA 2 APB wait state supported error response supported	22 22 23	low power latched address and control simple interface suitable for many peripherals





	AHB			
busname	AMBA AHB (new generation bus)			
data bus width	32- 64- 128- 256-bit			
address bus width	32 bit			
architecture	(Multi) MASTER / (Multi) SLAVE			
	arbitration logic interface well defined			
	Single cycle bus master handover possible			
data bus protocol	Single READ/WRITE transfer			
	burst transfer (4 – 8 – 16 beats)			
	Pipelined			
	split transactions supported			
	Byte/half-word/word transfer support			
data ordering	No dynamic endianess			
timing	Synchronous, well defined timing specs			
interconnection	multiplexed implementation			
supported	Non-tristate			
interconnections	Separate data read & write bus required			
technology	Technology independent			
	Reference: Overview Embedded Buses, Patrick Pelgrims			
Copyright © 2013-2017 by Ando Ki	Introduction to OCB (13)			

	APB
Low-power extensior	to the system bus (AHB/ASB)
Minimal power cons	sumption
Reduced interface	complexity.
Local secondary bus	that is encapsulated as a single AHB/ASB slave device
A slave module whi	ch handles local peripheral bus.
 An APB bridge conv the APB. 	verts AHB or ASB transfers into a suitable format for the slave devices on
The bridge provides	s latching of all address, data and control signals
E Features	
Low bandwidth	
Unpipelined bus int	erface.
address and contr	ol valid throughout the access (unpipelined)
All signal transitions	s are only related to the rising edge of the clock
 Zero-power interfac use) 	e during non-peripheral bus activity (peripheral bus is static when not in
Timing can be provi	ded by decode with strobe timing (unclocked interface)
Write data valid for	the whole access
allowing glitch-free	e transparent latch implementations).
pyright © 2013-2017 by Ando Ki	Introduction to OCB (14)


busname	AMBA APB		
data bus width	8-16-32-bit		
address bus width	32 bit		
tagging	No tagging		
architecture	(Single) MASTER (bridge) / (Multi) SLAVE		
	No arbitration logic needed		
data bus protocol	2 cycle single READ/WRITE transfer		
	No burst transfer		
	Non-Pipelined		
timing	Synchronous, well defined timing specs		
interconnection	Not defined		
supported Non-tristate-bus recommended			
interconnections	Separate data read & write bus recommended		
technology	Technology independent		
power	Zero power when not in use		
	Reference: Overview Embedded Buses, Patrick Pelgrin	ns	

Age	enda
 Where it is about What is on-chip bus Standard and/or de factor standard bus n ot for SoC Interconnect landscape not for SoC De factor standard buses for SoC Arbitration Burst transfers Pipelined and split transfers Data ordering Justificatin or not for data lane 	 ARM AMBA IBM CoreConnect Altera Avalon OpenCores Wishbone
Copyright © 2013-2017 by Ando Ki Introduction	to OCB (16)








	CoreConnect
trough and has a good systems, thus raising	pplete and versatile solution, as it is well thought d architecture. It clearly targets high performance the complexity and offering many features that mple embedded applications.
	Reference: Overview Embedded Buses, Patrick Pelgrims





	PLB		
busname	CORECONNECT PLB		
data bus width	32-, 64-, 128-,256-bit		
address bus width	32-bit		
	(with address pipelining, reducing latency)		
architecture	(Multi) MASTER [MAX 8]/ (Multi) SLAVE		
	Arbiters with different priority schemes available		
	as soft-core		
data bus protocol	Single READ/WRITE transfer		
	Overlapped READ & WRITE (2transfers/cycle)		
	Burst transfer (16-64 byte bursts)		
	pipelining		
	Split transfer support		
	Special DMA modes (flyby,)		
timing	Fully synchronous		
interconnection	multiplexed implementation (=crossbar switch)		
supported	Non tri-state		
interconnections	Separate data read & write bus		
technology	Technology independent		
	Reference: Overview Embedded Buses, Patrick Pelgu		
13-2017 by Ando Ki Introduction to OCB (21)			
















	OPB
÷	For easy connection of on-chip peripheral devices
¢	It is not intended to connect directly to the processor core.
	The processor core can access the slave peripherals on this bus through the PLB to OPB bridge unit
÷	Features
	Up to a 64-bit address bus / 32-bit or 64-bit data bus implementations
	♦ Fully synchronous
	Provides support for 8-bit, 16-bit, 32-bit, and 64-bit slaves / 32-bit and 64-bit masters
	Oynamic bus sizing; byte, halfword, fullword, and doubleword transfers
	Optional Byte Enable support
	Uses a distributed multiplexer method
	Byte and halfword duplication for byte and halfword transfers Single grade transfer of data between ODB has meeter and ODB algues
	 Single cycle transfer of data between OPB bus master and OPB slaves Sequential address protocol support
	 A 16-cycle fixed bus timeout provided by the OPB arbiter
	 OPB slave is capable of disabiling the fixed timeout counter to suspend bus timeout error
	Support for multiple OPB bus masters
	 Bus parking for reduced latency
	OPB masters may lock the OPB bus arbitration
	 OPB slaves capable of requesting retry to break possible arbitration deadlock
	 Bus arbitration overlapped with last cycle of bus transfers
	Reference: On-Chip Peripheral Bus Architecture Specifications Version 2.1
opvr	ight © 2013-2017 by Ando Ki Introduction to OCB (28)

busname	CORECONNECT OPB
data bus width	8-, 16-,32-bit
address bus width	32-bit
architecture	(Multi) MASTER / (Multi) SLAVE
	Arbiters with different priority schemes available
	as soft-core
	Dynamic bus sizing possible
data bus protocol	Single READ/WRITE transfer
	Burst support
	Retry support
	Single byte, half word or word transfers
	DMA support
timing	Fully synchronous
interconnection	multiplexed implementation
supported	Non tri-state
	Separate data read & write bus
technology	Technology independent
interconnection supported interconnections	Non tri-state Separate data read & write bus





	DCR Bus
 device control registers (DCRs) To remove configuration registers from To reduces loading To improves bandwidth of the process Fully synchronous The slower clock's rising edge always The DCR bus is typically implemente Each sub-unit not only has a path to p but also has a path which bypasses its 	sor local bus. • corresponds to the faster clock's rising edge. • d as a distributed mux • blace its own DCRs on the CPU's DCR read path • s DCRs and places another unit's DCRs on the CPU's DCR read path. • exist architecturally outside the processor core. • instruction dcr) instructions. • s • rs extendable by slave or master onous transfers • rslower than master
	Reference: 32-Bit Device Control Register Bus Architecture Specifications Version 2.9
Copyright © 2013-2017 by Ando Ki	Introduction to OCB (31)

	DCR Bus						
busname	CORECONNECT DCR						
data bus width	32-bit						
address bus width	10-bit						
Interconnection	multiplexed implementation						
purpose	Transfer data between the CPU's general						
	purpose registers (GPR) and other (peripheral)						
	registers, not meant for real data transfers						
	Designed to reduce load on PLB and OPB						
	<u> </u>						
	Reference: Overview Embedded Buses, Patrick	Pelgrims					
opyright © 2013-2017 by Ando Ki	Introduction to OCB (32)						





 Where it is about What is on-chip bus Standard and/or de factor standard bus n ot for SoC Interconnect landscape not for SoC De factor standard buses for SoC Arbitration Burst transfers Pipelined and split transfers Data ordering Justificatin or not for data lane 	Agenda											
	 What is on-chip bus Standard and/or de factor standard bus n ot for SoC Interconnect landscape not for SoC De factor standard buses for SoC Arbitration Burst transfers Pipelined and split transfers Data ordering 	 IBM CoreConnect Altera Avalon 										








Busname	AVALON
data bus width	8. 16 or 32 bits
address bus width	32-bit
architecture	multi-master / multi slave
	multi-master arbitration logic
specific features	interrupt-priority assignment
opeenie ieuteree	wait-state generation
-	read & write transfers with latency
data bus protocol	one or more bus cycles
•	streaming transfers (burst)
	single byte, half word or word transfers
	fixed- or peripheral-controlled wait states
-	with or without setup time
timing	all signals synchronous with Avalon clock
	simple timing behavior
size	minimal FPGA resources
supported	separate address, data and control lines
interconnections	tri-state signals (external) only with bridge
technology	Altera Avalon can only be implemented on
	Altera devices using SOPC Builder
	Reference: Overview Embedded Buses, Patrick Pel
ndo Ki	Introduction to OCB (37)





















	WISHBONE
Simple, compact, lo	ogical IP core hardware interfaces
Variable core interc	connection methods
Point-to-point	
Shared bus	
Crossbar switch	
Data flow interco	nnection
switched fabric in	terconnections
Off chip	
User-defined tags	
Applying information	tion to an address bus, a data bus or a bus cycle.
🔶 Helpful when mo	difying a bus cycle to identify information such as:
Data transfers	
Parity or error of a second	
 Interrupt vector Casha control of 	
Cache control o	
Arbitration method	blogy is defined by the end user
	Reference: WISHBONE System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores Revision: B.3
Copyright © 2013-2017 by Ando Ki	Introduction to OCB (45)


WISHBONE									
busname	Wishbone	-							
data bus width	8 to 64 bits	_							
address bus width	8 to 64 bits	_							
tagging	address, data-in and out, cycle tags are user defined	-							
architecture	(Multi) MASTER / (Multi) SLAVE arbitration logic is user defined (priority, round-robin, arbiter)								
data bus protocol	single READ / WRITE cycle BLOCK transfer cycle RMW (read-modify-write) cycle	-							
	EVENT cycle Up to one data transfer per clock cycle.	_							
data ordering	LITTLE and BIG ENDIAN support								
timing	synchronous (simple design, ease of test) simple timing specs	_							
size	very few logic gates (dependant on architecture)								
Interconnection	point to point (a) Data flow (b) shared bus (c) Crossbar switch (d)								
supported	unidirectional bus	_							
interconnections	bi-directional bus	1							
	Multiplexer based interconnections Tristate based interconnections								
	off-chip I/O								
technology	Technology independent	uses, Patrick Pelgrims							














Summary

		status [Open		year	
bus name	bus owner	Standard/	version		
		Licensed]			
AMBA	ARM	OS	Rev. 2.0	1999	
Avalon	Altera Corporation	OS	1.3	2005	
			2.9 (32 bit PLB)	2001	
			3.5 (64 bit PLB)	2001	
CoreConnect	IBM	OS	4.6 (128 bit PLB)	2004	
			2.1 (OPB)	2001	
			2.9 (DCR)	2000	
Wishbone	OpenCores	OS	Rev. B.3	2002	
SiliconBackplane	Sonics	L	III	2002	
CoreFrame	Palmchip Corporation	L	Rev. 1,01	2002	
Marble	The Uni. of Manchester	n/a	n/a	1999	
PI bus	OMI	OS	Rev. 0.3d	1996	
hline OCP	OCP-IP	OS	Rev. 2.1	2005	
hline CVI	VSIA	OS	Rev. 2.0	n/a	

Reference: An Overview of On-Chip Buses, Milica Mitic, Mile Stojcev

Copyright © 2013-2017 by Ando Ki

\$

Introduction to OCB (53)

		To	polog	gy			Arbitration Bus width								Transvers						
Name	Point-to-point	Ring	Unilevel shared bus	Hierarchical bus	Interconnection network	Synchronous/Asinhronous	Static priority	TDMA	Lottery	Round-robin	Token Passing	CDMA	Data bus width [bit]	Address bus width [bit]	Handshaking	Split transfer	Pipelined transfer	Burst transfer	Broadcast	Multicast	Operating frequancy
AMBA	-	-	-	×	-	S	7*	7*	7*	7*	7*	7*	8*	32	×	\times	×	\times	n/a	n/a	11*
Avalon	\times	-	-	-	-	S	13*	13*	13*	13*	13*	13*	1-128	1-32	-	-	×	\times	-	-	n/a
Core Connect	-	1*	-	1*	-	S	4*	-	-	-	-	-	9*	10*	\times	×	×	×	n/a	n/a	12*
Wishbone	×	×	×	-	×	S	3*	3*	3*	3*	3*	3*	8,16,32,64	1-64	\times	n/a	-	\times	n/a	n/a	11*
Silicon Backplane	-	-	-	-	\times	S	-	6*	-	6*	-	-	8,16,32,64	n/a	\times	×	×	×	×	×	n/a
Core Frame	14^{*}	-	-	-	-	S	3*	3*	3*	3*	3*	3*	n/a	n/a	2*	-	n/a	×	×	n/a	n/a
Marble	-	-	-	×	-	Α	×	-	-	-	-	-	n/a	n/a	\times	×	\times	×	×	n/a	n/a
PI bus	-	-	\times	-	-	S	3*	3*	3*	3*	3*	3*	1-32	1-32	\times	-	\times	-	-	-	n/a
OCP	\times	-	-	-	-	S	-	-	-	-	-	-	n/a	n/a	×	-	×	×	\times	-	n/a
VCI	n/a	n/a	n/a	n/a	n/a	S	3*	3*	3*	3*	3*	3*	n/a	n/a	\times	\times	\times	n/a	-	n/a	n/a
Lotterybus	-	-	-	×	-	S	-	-	×	-	-	-	n/a	n/a	n/a	n/a	n/a	\times	n/a	n/a	n/a

Exceptions for Table:1* Data lines shared, control lines point-to-point ring, 2* Palmbus uses handshaking, Mbus does not; 3* Application specific, arbiter can be designed regarding to the application requirements; 4* Programmable priority fairness; 5* Two level arbitration, first level TDMA, second level static priority, 6* Two level arbitration, first TDMA, second round-robin token passing; 7* Application specific except for APB which requires no arbitration; 8* For AHB and ASB bus width is 32, 64, 128 or 256 byte, for APB 8, 16 or 32 byte; 9* For PLB bus width is 32, 64, 128 or 256 byte, for OPB 8, 16 or 32 byte and for DCR 32 byte; 10* For PLB and OPB bus width is 32 byte, and for DCR 10 byte; 11* User defined operating frequency; 12* Operating frequency depending on PLB width; 13* Slave side arbitration; 14* System of buses, Palmbus and Mbus, both are point-to-point; Reference: An Overview of On-Chip Buses, Milica Mitc, Mile Stojcev

Copyright © 2013-2017 by Ando Ki

Introduction to OCB (54)

References

SAMBA Specification, Rev 2.0, ARM Limited.

AHB-Lite Overview, ARM Limited, 2001.

Multi-layer AHB Overview, ARM Limited, 2001.

AMBA AXI Protocol Specification, v1.0, ARM Limited, 2004.

AMBA 3 APB Protocol Specification, v1.0, ARM Limited, 2004.

SAMBA Specification, Rev 2.0, ARM Limited.

SAHB-Lite Overview, ARM Limited, 2001.

Multi-layer AHB Overview, ARM Limited, 2001.

Copyright © 2013-2017 by Ando Ki

Introduction to OCB (55)