


# Introduction to AMBA APB


2013 – 2017

Ando Ki, Ph.D.  
(adki@future-ds.com)

## AMBA APB bus




AHB: Advanced High-performance bus  
ASB: Advanced System Bus  
APB: Advanced Peripheral Bus  
FRC: Free-running counter



AHB Example AMBA SYSTEM Technical Reference Manual, DDI0170A, ARM, 1999

# APB

- Low-power extension to the system bus (AHB/ASB)
  - ◆ Minimal power consumption
  - ◆ Reduced interface complexity.
- Local secondary bus that is encapsulated as a single AXI/AHB slave device
- Features
  - ◆ Low bandwidth
  - ◆ Unpipelined bus interface.
    - ✦ address and control valid throughout the access → **unpipelined**
  - ◆ All signal transitions are only related to the rising edge of the clock → **synchronous**




## AMBA APB bus versions

| AMBA 4 APB                                                                                                                                                                                                             | AMBA 3 APB                                                                                                                                     | AMBA 2 APB                                                                                                                                                           |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <ul style="list-style-type: none"><li>■ an extension of AMBA 3 APB</li><li>■ transaction protection (normal/privileged, secure/non-secure, data/instruction)</li><li>■ Sparse data transfer (partial access)</li></ul> | <ul style="list-style-type: none"><li>■ an extension of AMBA 2 APB</li><li>■ wait state supported</li><li>■ error response supported</li></ul> | <ul style="list-style-type: none"><li>■ low power</li><li>■ latched address and control</li><li>■ simple interface</li><li>■ suitable for many peripherals</li></ul> |

# AMBA 2.0 APB signals

| Name                                    | Description                                                                                                                                                                                                                                             |
|-----------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>PCLK</b><br>Bus clock                | The rising edge of <b>PCLK</b> is used to time all transfers on the APB.                                                                                                                                                                                |
| <b>PRESETn</b><br>APB reset             | The APB bus reset signal is active LOW and this signal will normally be connected directly to the system bus reset signal.                                                                                                                              |
| <b>PADDR[31:0]</b><br>APB address bus   | This is the APB address bus, which may be up to 32-bits wide and is driven by the peripheral bus bridge unit.                                                                                                                                           |
| <b>PSELx</b><br>APB select              | A signal from the secondary decoder, within the peripheral bus bridge unit, to each peripheral bus slave x. This signal indicates that the slave device is selected and a data transfer is required. There is a <b>PSELx</b> signal for each bus slave. |
| <b>PENABLE</b><br>APB strobe            | This strobe signal is used to time all accesses on the peripheral bus. The enable signal is used to indicate the second cycle of an APB transfer. The rising edge of <b>PENABLE</b> occurs in the middle of the APB transfer.                           |
| <b>PWRITE</b><br>APB transfer direction | When HIGH this signal indicates an APB write access and when LOW a read access.                                                                                                                                                                         |
| <b>PRDATA</b><br>APB read data bus      | The read data bus is driven by the selected slave during read cycles (when <b>PWRITE</b> is LOW). The read data bus can be up to 32-bits wide.                                                                                                          |
| <b>PWDATA</b><br>APB write data bus     | The write data bus is driven by the peripheral bus bridge unit during write cycles (when <b>PWRITE</b> is HIGH). The write data bus can be up to 32-bits wide.                                                                                          |




Copyright © 2013-2017 by Ando Ki

Introduction to AMBA APB ( 5 )

# AMBA 2.0 APB timing


## Read case



## It is simple.

- There is no way to delay or wait.
- There is no way to specify part of data.
- There is no way to notify any status from slave, i.e., all transaction should be completed successfully.

## Write case




Copyright © 2013-2017 by Ando Ki

Introduction to AMBA APB ( 6 )

# AMBA 3.0 APB 1.0 signals


| Signal  | Source                | Description                                                                                                                                                                                                                                                                  |
|---------|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PCLK    | Clock source          | Clock. The rising edge of PCLK times all transfers on the APB.                                                                                                                                                                                                               |
| PRESETn | System bus equivalent | Reset. The APB reset signal is active LOW. This signal is normally connected directly to the system bus reset signal.                                                                                                                                                        |
| PADDR   | APB bridge            | Address. This is the APB address bus. It can be up to 32 bits wide and is driven by the peripheral bus bridge unit.                                                                                                                                                          |
| PSELx   | APB bridge            | Select. The APB bridge unit generates this signal to each peripheral bus slave. It indicates that the slave device is selected and that a data transfer is required. There is a PSELx signal for each slave.                                                                 |
| PENABLE | APB bridge            | Enable. This signal indicates the second and subsequent cycles of an APB transfer.                                                                                                                                                                                           |
| PWRITE  | APB bridge            | Direction. This signal indicates an APB write access when HIGH and an APB read access when LOW.                                                                                                                                                                              |
| PWDATA  | APB bridge            | Write data. This bus is driven by the peripheral bus bridge unit during write cycles when PWRITE is HIGH. This bus can be up to 32 bits wide.                                                                                                                                |
| PREADY  | Slave interface       | Ready. The slave uses this signal to extend an APB transfer.                                                                                                                                                                                                                 |
| PRDATA  | Slave interface       | Read Data. The selected slave drives this bus during read cycles when PWRITE is LOW. This bus can be up to 32-bits wide.                                                                                                                                                     |
| PSLVERR | Slave interface       | This signal indicates a transfer failure. APB peripherals are not required to support the PSLVERR pin. This is true for both existing and new APB peripheral designs. Where a peripheral does not include this pin then the appropriate input to the APB bridge is tied LOW. |

- A ready signal, PREADY, to extend an APB transfer.
- An error signal, PSLVERR, to indicate the failure of a transfer.




# AMBA 3.0 APB 1.0 timing


Write without wait




Write with wait



Read without wait




Read with wait



# AMBA 3.0 APB 1.0 timing

Write with error


Read with error



# AMBA 4.0 APB 2.0 signals

| Signal  | Source                | Description                                                                                                                                                                                                                                                                      |
|---------|-----------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PCLK    | Clock source          | Clock. The rising edge of PCLK times all transfers on the APB.                                                                                                                                                                                                                   |
| PRESETn | System bus equivalent | Reset. The APB reset signal is active LOW. This signal is normally connected directly to the system bus reset signal.                                                                                                                                                            |
| PADDR   | APB bridge            | Address. This is the APB address bus. It can be up to 32 bits wide and is driven by the peripheral bus bridge unit.                                                                                                                                                              |
| PPROT   | APB bridge            | Protection type. This signal indicates the normal, privileged, or secure protection level of the transaction and whether the transaction is a data access or an instruction access.                                                                                              |
| PSELx   | APB bridge            | Select. The APB bridge unit generates this signal to each peripheral bus slave. It indicates that the slave device is selected and that a data transfer is required. There is a PSELx signal for each slave.                                                                     |
| PENABLE | APB bridge            | Enable. This signal indicates the second and subsequent cycles of an APB transfer.                                                                                                                                                                                               |
| PWRITE  | APB bridge            | Direction. This signal indicates an APB write access when HIGH and an APB read access when LOW.                                                                                                                                                                                  |
| PWDATA  | APB bridge            | Write data. This bus is driven by the peripheral bus bridge unit during write cycles when PWRITE is HIGH. This bus can be up to 32 bits wide.                                                                                                                                    |
| PSTRB   | APB bridge            | Write strobes. This signal indicates which byte lanes to update during a write transfer. There is one write strobe for each eight bits of the write data bus. Therefore, PSTRB[n] corresponds to PWDATA[(8n + 7):(8n)]. Write strobes must not be active during a read transfer. |
| PREADY  | Slave interface       | Ready. The slave uses this signal to extend an APB transfer.                                                                                                                                                                                                                     |
| PRDATA  | Slave interface       | Read Data. The selected slave drives this bus during read cycles when PWRITE is LOW. This bus can be up to 32-bits wide.                                                                                                                                                         |
| PSLVERR | Slave interface       | This signal indicates a transfer failure. APB peripherals are not required to support the PSLVERR pin. This is true for both existing and new APB peripheral designs. Where a peripheral does not include this pin then the appropriate input to the APB bridge is tied LOW.     |

- Protection signals, PPROT[2:0], to provide protection against illegal transactions
- Strobe signals, PSTRB[x:0], enable sparse data transfer on the write data bus. Each write strobe signal corresponds to one byte of the write data bus. When asserted HIGH, a write strobe indicates that the corresponding byte lane of the write data bus contains valid information.




## AMBA 4.0 APB 2.0 protection and write strobe


### Protection type signals

| PPROT[2:0] | Protection level                           |
|------------|--------------------------------------------|
| [0]        | 1 = privileged access<br>0 = normal access |
| [1]        | 1 = nonsecure access<br>0 = secure access  |
| [2]        | 1 = instruction access<br>0 = data access  |

There is one write strobe for each eight bits of the write data bus, so **PSTRB[n]** corresponds to **PWDATA[(8n + 7):(8n)]**. Figure below shows this relationship on a 32-bit data bus.



## Timing diagram



## References

---

- ❏ AMBA Specification, Rev 2.0, ARM Limited. (AMBA 2.0 APB)
- ❏ AMBA™ 3 APB Protocol v1.0, IHI 0024B, ARM, 2004. (AMBA 3.0 APB 1.0)
- ❏ AMBA® APB Protocol Version: 2.0, IHI 0024C (ID041610), ARM, 2010. (AMBA 4.0 APB 2.0)