


Design and Verification of AHB DMA

2015 – 2017


Ando Ki, Ph.D.
(adki@future-ds.com)

AHB DMA design & verification

- ☒ Test-bench includes
 - ◆ DMA
 - ◆ Tester: Controlling DMA
 - ◆ Master: memory testing
 - ⦿ It tests memory by writing & reading while DMA operates.
 - ◆ Memory



AHB DMA




There are some highlights as follows.

- ◆ AMBA AHB 2.0 is supported
- ◆ Interrupt signal when data movement completes
- ◆ Single or burst (4, 8, 16) are supported
- ◆ Misaligned accesses are supported, i.e., starting address can be any, for example 0, 1, 2, or 3 of modulus 4
- ◆ Up to 216-1 bytes can be moved

There are some limitations as follows.

- ◆ AHB split transaction is not supported
- ◆ AHB early termination is not supported
- ◆ Starting addresses of source and destination should be the same in terms of modulus (4 x burst length)



Copyright © 2015-2017 by Ando Ki

AHB DMA (3)

DMA CSR (1/2)

Name	Address offset		Bit#	description
NAME0	+000h	RO		DMA
NAME1	+004h	RO		AHB
NAME2	+008h	RO		
NAME3	+00Ch	RO		
COMP0	+010h	RO		DYNA
COMP1	+014h	RO		LITH
COMP2	+018h	RO		
COMP3	+01Ch	RO		
VERSION	+020h	RO		Version (0x2014_0429)
RESERVED	+024h			Reserved
	+028h			Reserved
	+02Ch			Reserved
CONTROL	+030h	RW		CONTROL register (default: 0x0000_0000)
		31		EN: enable
		30:2		Reserved
		1		IP: 1 when interrupt is pending
		0		IE: interrupt is enabled when 1

Copyright © 2015-2017 by Ando Ki

AHB DMA (4)

DMA CSR (2/2)

Name	Address offset		Bit#	description
NUM	+040h		31	GO: start DMA when 1 and return 0 when completed
			30	BUSY (read-only)
			29	DONE (read-only)
			28:21	Reserved
			20:16	BURST: burst length (1, 4, 8, 16)
			15:0	BYTES : num of bytes to move
SOURCE	+044h			SRC register (default: 0x0000_0000)
DESTINATION	+048h		31:0	source address
				DST register (default: 0x0000_0000)
			31:0	destination address

Copyright © 2015-2017 by Ando Ki

AHB DMA (5)

dma_ahb_simple.v

```

`include "dma_ahb_CSR_ahb.v"
`include "dma_ahb_master.v"
`timescale 1ns/1ns

module dma_ahb_simple
(
    input wire      HRESETn
    ,input wire      HCLK
    //-----
    ,input wire      S_HSEL
    ,input wire [31:0] S_HADDR
    ,input wire [1:0]  S_HTRANS
    ,input wire      S_HWRITE
    ,input wire [2:0] S_HSIZEx
    ,input wire [2:0] S_HBURST
    ,input wire [31:0] S_HWDATA
    ,output wire [31:0] S_HRDATA
    ,output wire [1:0]  S_HRESP
    ,input wire      S_HREADYin
    ,output wire     S_HREADYout
    //-----
    ,output wire     IRQ
    // bus interface
    ,output wire      M_HBUSREQ
    ,input wire       M_HGRANT
    ,output wire [31:0] M_HADDR
    ,output wire [1:0]  M_HTRANS
    ,output wire      M_HWRITE
    ,output wire [2:0] M_HSIZEx
    ,output wire [2:0] M_HBURST
    ,output wire [3:0]  M_HPROT
    ,output wire [31:0] M_HWDATA
    ,input wire [31:0] M_HRDATA
    ,input wire [1:0]  M_HRESP
    ,input wire      M_HREADY
);
//-----
//----- u_csr -----
//-----
wire      DMA_EN ; // synchronous reset
wire      DMA_GO ;
wire      DMA_BUSY ;
wire      DMA_DONE ;
wire [31:0] DMA_SRC ; // source address
wire [31:0] DMA_DST ; // destination address
wire [15:0] DMA_BNUM ; // num of bytes to move
wire [4:0]  DMA_BURST; // burst length 1, 4, 8 , 16
//----- u_csr -----
u_csr
    .HRESETn (HRESETn )
    ,.HCLK   (HCLK   )
    ,.HSEL    (S_HSEL  )
    ,.HADDR   (S_HADDR )
    ,.HTRANS  (S_HTRANS )
    ,.HWRITE  (S_HWRITE )
    ,.HSIZE   (S_HSIZEx)
    ,.HBURST  (S_HBURST )
    ,.HWDATA  (S_HWDATA )
    ,.HRDATA  (S_HRDATA )
    ,.HRESP   (S_HRESP )
    ,.HREADYin (S_HREADYin)
    ,.HREADYout(S_HREADYout)
    ,.IRQ     (IRQ    )
    ,.DMA_EN  (DMA_EN )
    ,.DMA_GO  (DMA_GO )
    ,.DMA_BUSY (DMA_BUSY )
    ,.DMA_DONE (DMA_DONE )
    ,.DMA_SRC (DMA_SRC )
    ,.DMA_DST (DMA_DST )
    ,.DMA_BNUM (DMA_BNUM )
    ,.DMA_BURST(DMA_BURST )
);


```

Copyright © 2015-2017 by Ando Ki

AHB DMA (6)

dma_ahb_simple.v

```
//-----
//dma_ahb_master
u_master(
    .HRESETn (HRESETn )
    ,.HCLK (HCLK )
    ,.HBUSREQ (M_HBUSREQ )
    ,.HGRANT (M_HGRANT )
    ,.HADDR (M_HADDR )
    ,.HTRANS (M_HTRANS )
    ,.HWRITE (M_HWRITE )
    ,.HSIZE (M_HSIZE )
    ,.HBURST (M_HBURST )
    ,.HPROT (M_HPROT )
    ,.HWDATA (M_HWDATA )
    ,.HRDATA (M_HRDATA )
    ,.HRESP (M_HRESP )
    ,.HREADY (M_HREADY )
    ,.DMA_EN (DMA_EN )
    ,.DMA_GO (DMA_GO )
    ,.DMA_BUSY (DMA_BUSY )
    ,.DMA_DONE (DMA_DONE )
    ,.DMA_SRC (DMA_SRC )
    ,.DMA_DST (DMA_DST )
    ,.DMA_BNUM (DMA_BNUM )
    ,.DMA_BURST (DMA_BURST )
);
//-----
endmodule
```



Copyright © 2015-2017 by Ando Ki

AHB DMA (7)

dma_ahb_master.v

```
'include "dma_ahb_fifo_sync_small.v"
'timescale 1ns/1ns


module dma_ahb_master
(
    input wire      HRESETn
    ,input wire      HCLK
    ,output reg     HBUSREQ=1'b0
    ,input wire      HGRANT
    ,output reg [31:0] HADDR=-32'h0
    ,output reg [1:0] HTRANS=2'b0
    ,output reg      HWRITE=1'b0
    ,output reg [2:0] HSIZE=3'b0
    ,output reg [2:0] HBURST=3'b0
    ,output wire [3:0] HPROT
    ,output reg [31:0] HWDATA=~32'h0
    ,input wire [31:0] HRDATA
    ,input wire [1:0] HRESP
    ,input wire      HREADY
    //-----
    ,input wire      DMA_EN
    ,input wire      DMA_GO
    ,output reg     DMA_BUSY=1'b0
    ,output reg      DMA_DONE=1'b0
    ,input wire [31:0] DMA_SRC
    ,input wire [31:0] DMA_DST
    ,input wire [15:0] DMA_BNUM // num of bytes to move
    ,input wire [4:0] DMA_BURST // burst length 1, 4, 8 , 16
);
//-----
assign HPROT = 4'b0011;
```

```
//-----
reg [31:0] dma_rd_addr = -32'h0;
reg [15:0] dma_rd_bnum = 16'h0;
reg [4:0] dma_rd_burst = 5'h0;
reg [31:0] dma_rd_data = -32'h0;
reg [31:0] dma_wr_addr = -32'h0;
reg [15:0] dma_wr_bnum = 16'h0;
reg [4:0] dma_wr_burst = 5'h0;
reg [31:0] dma_wr_data = -32'h0;
reg [6:0] bnum = 6'h0; // 1-60
//-----
reg      fifo_wr_vld=1'b0;
wire    fifo_wr_rdy;
reg [31:0] fifo_wr_dat=32'h0;
wire    fifo_rd_vld;
reg      fifo_rd_rdy=1'b0;
wire [31:0] fifo_rd_dat;
wire    fifo_empty;
wire    fifo_full ;
//-----
localparam ST_READY = 'h0
    ,ST_START = 'h1
    ,ST_RD_ARB_S='h2
    ,ST_RD_S0 = 'h3
    ,ST_RD_S1 = 'h4
    ,ST_WR_ARB_S='h5
    ,ST_WR_S0 = 'h6
    ,ST_WR_S1 = 'h7
    ,ST_RD_ARB_B='h8
    ,ST_RD_B0 = 'h9
    ,ST_RD_B1 = 'hA
    ,ST_RD_B2 = 'hB
    ,ST_WR_ARB_B='hC
    ,ST_WR_B0 = 'hD
    ,ST_CHECK = 'hE
    ,ST_DONE = 'hF;
reg [3:0] state = ST_READY;
//-----
```

Copyright © 2015-2017 by Ando Ki

AHB DMA (8)

Ready-valid handshake based FIFO



As a short of dual-ready handshake protocol, ready-valid handshake protocol uses two signals in order to control stream style data movement between two blocks, where one is producer and the other is consumer in terms of data.

Handshake signals:


- Ready (rd़y): the consumer is ready to accept data
- Valid (vld): the data is now valid

The data moves from producer to consumer whenever both 'vld' and 'rd़y' are high at the rising edge of clk.

Copyright © 2015-2017 by Ando Ki

AHB DMA (9)

Simulation with ModelSim (1/4)



Copyright © 2015-2017 by Ando Ki

AHB DMA (10)

Simulation with ModelSim (2/4)

```
//-----  
+define+VCD  
+define+SIM  
//-----  
.sim_define.v  
//-----  
+incdir+../../rtl/verilog  
../../rtl/verilog/dma_ahb_simple.v  
//-----  
+incdir+../../bench/verilog  
../../bench/verilog/top.v  
../../bench/verilog/mem_ahb.v  
../../bench/verilog/ahb_test.v  
../../bench/verilog/amba_ahb_m3s3.v  
../../bench/verilog/ahb_lite_s3.v  
../../bench/verilog/ahb_master.v  
//-----  
  
`ifndef _SIM_DEFINE_V_  
`define _SIM_DEFINE_V_  
//-----  
// Copyright (c) 2013 by Dynalith Systems Co., Ltd.  
// All rights reserved.  
//-----  
'define SIM  
'undef SYN  
//-----  
'ifdef SIM  
'define RIGOR  
'define VCD  
'endif  
//-----  
'endif
```

Copyright © 2015-2017 by Ando Ki

AHB DMA (11)


Simulation with ModelSim (3/4)

```
C:\WINDOWS\system32\cmd.exe  
# run -all  
# UCD_dump enable.  
# Info: top.u.ahb.Uahb_lite.Uahb_decoder HSEL0: from 0xa000_0000 to 0xa00f_FFFF  
# Info: top.u.ahb.Uahb_lite.Uahb_decoder HSEL1: from 0x1000_0000 to 0x100f_FFFF  
# Info: top.u.ahb.Uahb_lite.Uahb_decoder HSEL2: from 0x2000_0000 to 0x200f_FFFF  
618 top.u.test.csr_test 0x44444128  
728 top.u.test.csr_test 0x41484228  
938 top.u.test.csr_test 0x20282828  
1098 top.u.test.csr_test 0x00000000  
1258 top.u.test.csr_test 0x44454541  
1418 top.u.test.csr_test 0x44454549  
1578 top.u.test.csr_test 0x20282828  
1738 top.u.test.csr_test 0x20282828  
1778 top.u.master single OK  
1898 top.u.test.csr_test 0x20148429  
2178 top.u.test.csr_test 0x00000000  
2478 top.u.test.csr_test 0x00010000  
2778 top.u.test.csr_test 0x00000000  
2978 top.u.master burst OK  
3078 top.u.test.csr_test 0x00000000  
4078 top.u.test.csr_test 0x00000000  
4678 top.u.master burst OK  
6538 top.u.master burst OK  
6738 top.u.test.one_dma_test OK  
7738 top.u.master single OK  
9398 top.u.test.one_dma_test OK  
10118 top.u.master burst OK  
13298 top.u.test.one_dma_test OK  
13698 top.u.master single OK  
14858 top.u.master burst OK  
20518 top.u.test.one_dma_test OK  
21658 top.u.master single OK  
22818 top.u.master burst OK  
25038 top.u.test.one_dma_test OK  
25618 top.u.master single OK  
27998 top.u.master burst OK  
29578 top.u.test.one_dma_test OK  
30678 top.u.master single OK  
31238 top.u.master burst OK  
35378 top.u.master single OK  
35458 top.u.test.one_dma_test OK  
** Note: Data structures take 13328 bytes of memory  
Process time: 0.83 seconds  
$finish : ../../bench/verilog/ahb_test.v86  
Time: 35850 ns Iteration: 1 Instance: /top/u_test
```

Copyright © 2015-2017 by Ando Ki

AHB DMA (12)

Simulation with ModelSim (4/4)



Copyright © 2015-2017 by Ando Ki

AHB DMA (13)

Example: AHB DMA

- ❖ This example shows how to use BFM with tasks
 - ◆ Step 1: go to your project directory
 - [user@host] cd \${PROJECT}/codes/ahb_dma
 - ◆ Step 2: see the codes
 - [user@host] cd \${PROJECT}/codes/ahb_dma/desing/verilog
 - ◆ Step 3: compile and run
 - [user@host] cd \${PROJECT}/codes/ahb_dma/sim/modelsim
 - [user@host] make
 - ◆ Step 4: waveform view
 - [user@host] gtkwave wave.vcd &

```
[user@host] cd ${PROJECT}/codes/ahb_dma/sim/modelsim
[user@host] make
[user@host] gtkwave wave.vcd &
```

Copyright © 2015-2017 by Ando Ki

AHB DMA (14)