## **Bus and Protocol**

2013 - 2017

Ando Ki, Ph.D. (adki@future-ds.com)

	Agenda
<ul> <li>What is BUS</li> <li>How to send and receive data</li> <li>How to select slave</li> <li>How to select master</li> <li>Transfer types</li> <li>Burst transfers</li> <li>Pipelined and split transfers</li> <li>Data ordering</li> <li>Justified or non-justified</li> <li>Partial/narrow access</li> <li>Alignment</li> <li>Atomic</li> <li>Clock frequency and phase</li> <li>Synchronous or asynchronous</li> <li>Timing diagram conventions</li> </ul>	
Copyright © 2013-2017 by Ando Ki	Bus and Protocol (2)





























![](_page_8_Figure_0.jpeg)

![](_page_8_Figure_1.jpeg)

burst (locked)	🛿 one address for burst
<ul> <li>Address and data are locked together</li> <li>Single pipeline stage</li> </ul>	One Address for entire burst
<ul> <li>If one slave is very slow, all data is held up.</li> </ul>	
Burst (locked)	One address for a burst
address A11 A12 A13 A14 A21 A22 A23 data D11 D12 D13 D14 D21 D22 D23	address A11 A21 data D11 D12 D13 D14 D21 D22 D23
Burst (slow slave)	
address A11 A12 A13 A14 A21 A22 A23 data D11 D12	

![](_page_9_Figure_1.jpeg)

![](_page_10_Figure_0.jpeg)

![](_page_10_Figure_1.jpeg)

![](_page_11_Figure_0.jpeg)

	D[21:24]
<ul> <li>Byte always travels on rightmost or leftmost quarter of bus         <ul> <li>size determines the lanes that data actually use.</li> </ul> </li> <li>Wishbone bus</li> </ul>	D[31.24] D[23:16] D[15:8] D[7:0] 4-byte block 2-byte block 1-byte block
<ul> <li>Non-justified bus / unjustified bus</li> <li>Bus lanes are extension of memory bank lane.</li> <li>address determines the lanes that data actually use.</li> <li>m More complex cases with endianness.</li> <li>AMBA bus</li> </ul>	D[31:24] D[23:16] D[15:8] D[7:0] Wrapper Wrapper

## 

![](_page_12_Figure_0.jpeg)

Alignment of access		
Are there any rule between address and size of access	How about burst accesses with bus wider than 4-bytes data lane?	
<ul> <li>two-byte access should be with address with a multiple of 2.</li> <li>E.g, 0, 2, 4, 6,</li> </ul>	<ul> <li>E.g., 64-bit wide (8-byte data lane) or 128-bit wide</li> </ul>	
<ul> <li>four-byte access should be with address with a multiple of 4.</li> </ul>	Is it possible to make all access be data- width aligned?	
• E.g., 0, 4, 8, 16,	<ul> <li>No, then what happens. Or how to deal with</li> </ul>	
<ul> <li>How about three-byte case</li> <li>Usually most processor does not generate this kind of access</li> </ul>	<ul> <li>Let see this for AXI case.</li> </ul>	
<ul> <li>So, most bus systems does not support this, but there are exceptions.</li> </ul>		

![](_page_13_Figure_0.jpeg)

![](_page_13_Figure_1.jpeg)

![](_page_14_Figure_0.jpeg)

![](_page_14_Figure_1.jpeg)

![](_page_15_Figure_0.jpeg)

![](_page_15_Figure_1.jpeg)

![](_page_16_Figure_0.jpeg)

![](_page_16_Figure_1.jpeg)

![](_page_17_Figure_0.jpeg)

![](_page_17_Figure_1.jpeg)

![](_page_18_Figure_0.jpeg)

![](_page_18_Figure_1.jpeg)

![](_page_19_Figure_0.jpeg)

![](_page_19_Figure_1.jpeg)

![](_page_20_Figure_0.jpeg)

![](_page_20_Figure_1.jpeg)

![](_page_21_Figure_0.jpeg)

![](_page_21_Figure_1.jpeg)

![](_page_22_Figure_0.jpeg)

![](_page_22_Figure_1.jpeg)

![](_page_23_Figure_0.jpeg)

![](_page_23_Figure_1.jpeg)

References
<ul> <li>D. Del Corso et.al., Microcomputer buses and links, Academic press, 1986.</li> <li>D. Cohen, On holy wars and a plea for peace, IEEE Computer Vol.14, No.10, Oct. 1981, p.48-54.</li> </ul>
S. Pasricha and N. Dutt, On-Chip Communication Architectures System on Chip Interconnect, Morgan Kaufmann Pub. 2011.
器 기안도 외, 고중첩 버스 : HiPi-Bus ( Highly Pipelined Bus : Hipi-Bus ), 대한전자 공학회 학술발표회 논문집 (반도체/재료부품/CAD/VLSI) 제10권 1호, 1992.1, 31-37.
Ando Ki et.al., Higly Pipelined Bus: HiPi-Bus, JTC-CSCC : Joint Technical Conference on Circuits Systems, Computers and Communications, 1991.
Seongwoon Kim and Ando Ki et.al., RACE on a physically distributed and logically shared memory system.
Copyright © 2013-2017 by Ando Ki Bus and Protocol (49)