











lame	Destination	Description
HADDR[31:0]	Slave and decoder	The 32-bit system address bus.
HBURST[2:0]	Slave	The burst type indicates if the transfer is a single transfer or forms part of a burst. Fixed length bursts of 4, 3, and 16 basis are supported. The burst can be incremanting or wayping. Incrementing bursts of undefined length are also rapported. See Burst operation on page 3-34.
IMASTLOCK	Slave	When HIGH, indicates that the current transfer is part of a locked sequence. It has the same timing as the address and control signals. See Locked manuface on page 3-32.
HPROT[3:0]	Slave	The protection control signals provide additional information about a bun access and indicate how an access should be handled within a system. The signals indicate if the transfer is no specide fields not access, and if the transfer is a provide additional access or a user mode access. See Protection composition $J=4$.
EPROT[6:4]	Slave	The 3-bit extension of the HPROT signal that adds extended memory types. This signal extension is supported if the AHB5 Extended_Memory_Types property is True. See Memory oper on page 3-45.
HSIZE(2:0)	Slave	Indicates the size of the transfer, that is typically byte, halfword, or word. The protocol allows for larger transfer sizes up to a maximum of 1024 bits. See <i>Transfer size</i> on page 3-33.
ENONSEC	Slave and decoder	Indicates that the current transfer is either a Non-secure transfer or a Secure transfer. This signal is supported if the AHBS Secure Transfers property is True. See Secure transfers on page 3-50.
HEXCL	Exclusive Access Monitor	Exclusive Transfer, Indicates that the transfer is part of an Enclusive access requestor. This signal is supported if the AHBS Enclusive_Transfers property is Trans- See Exclusive access signaling on page 3-72.
HMASTER[3:0]	Exclusive Access Monitor and slave	Master identifier. Generated by a master if it has multiple Eachritre capable threads. Modified by an interconnect to ensure each master is uniquely identified. This inputs is supported if the AIMS Encloives, Tomofers property is True. See Encloive concerning in the page 8–72.
ITRANS[1:0]	Slave	Indicates the tunnifer type of the current tunnifer. This can be DLE BUSY NONSEQUENTIAL SEQUENTIAL See Tensifer opaces page 3-30.
fWDATA[31:0] ³	Slave	The write data but transfers data from the master to the slaves during write operations. A minimum data but width of 32 bits is recommended. However, this can be extended to enable higher bundwidth operation. See Data Societ on page 6-40.
IWRITE	Slave	Indicates the transfer discetton. When HIGH this signal indicates a write transfer and when LOW a read transfer. It has the same timing as the address signals, however, it must remain constant throughout a burst transfer. Con Resid neutrino an area 1.28

		Slave Decode	r and Mux signals
Slave	ianale		
Name	Destination	Description	
HRDATA[31:0]*	Multiplexor	During read operations: the read data but transfers data from the selected sizes to the multiplecor. The multiplecor these transfers the data to the master. A minimum data but within 6.73 but its recommended. However, this can be extended to enable higher budwidth operation. See Data buttor on apper 6-60.	
HREADYOUT	Multiplexor	When HIGH, the HREADYOUT signal indicates that a transfer has finished on the bus. This signal can be driven LOW to extend a transfer. See Read data and response multiplexor on page 4-54.	
HRESP Multiplexor The trans informati When LC When II See Slave		The transfer response, after passing through the multiplexor, provides the master with additional information on the states of a transfer. When LOW, the HERS's again landscatter that the transfer states is OKAY. When LOU, the HERS's again landscates that the transfer states is DKAY. When HIGH, the HERS's again landscates that the transfer states is ERROR. See a Sinve transfer sequences on page 3-56.	
HEXOKAY	Multiplexor	Exclusive Okay. Indicates the success or failure of an Exclusive Transfer. This signal is supported if the AHB5 Exclusive_Transfers property is True. See Exclusive access strendler on years 8-72.	
Decode	er signa	als ription	
H5ELx ³ Siave	Each : intend HRE: transf The H See A	ulare has in own alses select again HSLLs and this signal indicates that the current transfer in the def for the selected for Weak methods where the initially selected, at the number to the order that of DDY to assume that the previous but transfer has completed, before it responds to the current et. HSLL signal is a combinational decode of the address but. <i>divess showing</i> on gaps 4-33.	
a. The letter x t HSEL_Metr	nsed in HSELx mm nory.	st be changed to a unique identifier for each slave in a system. For example, HSEL_S1, HSEL_S2, and	
Mux sig	gnals		
Name	Destination	Description	
HRDATA[31:0]	Master	Read data bus, selected by the decoder. ^a	
HREADY	Master and sla	 When HIGH, the HREADY signal indicates to the master and all slaves, that the previous transfer is complete. See Read data and response multiplexer on page 4-54. 	
HRESP	Master	Transfer response, selected by the decoder. ⁸	•
HEXOKAY	Master	Exclusive okay, selected by the decoder. ^a	
 Because me signal description 	ptions for these three	REESP, and HEXORAT signate pass unrough the multiplexor and reason the same signat mining, the reate ee signals are provided in Table 2-3 on page 2-23.	•
Convright ©	2016 - 201	17 by Ando Ki AMI	3A 5 AHB5 (8)

		Tal	ble 3-4 Protection	n signal encoding			
HPROT[3] Modifiable	HPROT[2] Bufferable	HPROT[1] Privileged	HPROT[0] Data/Opcode	Description	Bit	Name	Description
	-	-	0	Opcode fetch	HPROT[0]	Data/Inst	When asserted, this bit indicates the transfer is a data access.
	-	-	1	Data access			When deasserted this bit indicates the transfer is an instruction fetch.
		0	-	User access	HPROT[1]	Privileged	When asserted, this bit indicates the transfer is a privileged access. When deasserted this bit indicates the transfer is an unprivileged access
-	-	1	-	Privileged access	HPROT[2]	Bufferable	If both of HPROT[4:3] are deasserted then, when this bit is:
	0	-		Non-bufferable			Deasserted, the write response must be given from the final destination.
	1	-	-	Bufferable			 Asserted, the write response can be given from an intermediate point, b the write transfer is required to be made visible at the final destination in
)	-	-	-	Non-cacheable			timely manner.
1	-	-	-	Cacheable	HPROT[3]	Modifiable	When asserted, the characteristics of the transfer can be modified. When deasserted the characteristics of the transfer must not be modified.
					HPROT[4]	Lookup	When asserted, the transfer must be looked up in a cache. When deasserted, the transfer does not need to be looked up in a cache and the transfer must propagate to the final destination.
					HPROT[5]	Allocate	When asserted, for performance reasons, this specification recommends that the transfer is allocated in the cache. When deasserted, for performance reasons, this specification recommends that this transfer is not allocated in the cache.
					HPROT[6]	Shareable	When asserted, indicates that this transfer is to a region of memory that is shar with other masters in the system. A response for the transfer must not be provid until the transfer is visible to other masters. When desserted, indicates that this transfer is Non-threable and the region o memory is not shared with other masters in the system. A response for the trans does not guarantee the transfer is visible to other masters.







	Та	ble 6-1 Active b	oyte lanes for a	32-bit little-en	dian data bus		Table 6-2 Activ	e byte lanes for	a 32-bit byte-in	variant big-en	dian data bu
Transfer size	Address offset	DATA[31:24]	DATA[23:16]	DATA[15:8]	DATA[7:0]	Transfer size	Address offset	DATA[31:24]	DATA[23:16]	DATA[15:8]	DATA[7:0]
Word	0	Active[MS]	Active	Active	Active[LS]	Word	0	Active[LS]	Active	Active	Active[MS
Halfword	0	-	-	Active[MS]	Active[LS]	Halfword	0	-	-	Active[LS]	Active[MS
Halfword	2	Active[MS]	Active[LS]	-	-	Halfword	2	Active[LS]	Active[MS]	-	-
Byte	0	-	-	-	Active	Byte	0	-	-	-	Active
Byte	1	-	-	Active	-	Byte	1		-	Active	-
Byte	2	-	Active	-	-	Byte	2	-	Active	-	-
Buta											
Addr Memroy (byte) +3 dd +2 cc	3 (<i>LE</i>) (<i>BE</i>) msb isb	Active	-	-	<u>-</u>	Byte Addres • W	3 SS invariance hen 4-byte da The 4-byte but its signi	Active e (byte inv ata is read by are stored at ficance varie	- rariance) y big- or littl the same ac s depending	- e-endian fa Idress (invai on access s	shion. iant),
Addr Memroy +3 dd +2 cc- +1 bb- +0 aa Access Addr= Read 1 byte: Read 1 byte: Read 1 byte:	3 (LE) (BE) msb lab lsb msb Hb msb Hb (LE) Oxdae O	(BE) 0xaa 0xaab 0xaab 0xabb 0xabb (BE) 0xbb (BE) 0xcb 0xcc 0xcc	address preserved for 0xaa preserved for 0xbb address preserver		<u>.</u>	Byte Addres	3 ss invariance 'hen 4-byte da o The 4-byte but its signi 에 서, 같은 술 사용 정주소에 특정 용을 위해서는 제에 서, a'는 little-endia o 따라서 sig	Active e (byte inv ta is read b are stored at ficance varie byte 는 같 byte가 little// conversion 7 n이든 big-en nificant가 비	- ariance) y big- or littl the same ac s depending 날 은 주소 big에 무관하 기능이 버스에 dian이튼 +0 - 뀐다.	e-endian fa Idress (invar on access s 같은 byf 게 동일해야 구현되어이 주소에 저장	shion. iant), ize. t C- 하므로 한 된다.

ſ

	Та	able 6-1 Active b	oyte lanes for a	32-bit little-en	Table 6-3 Active byte lanes for a 32-bit word-invariant big-endian data bu							
Transfer size	Address offset	DATA[31:24]	DATA[23:16]	DATA[15:8]	DATA[7:0]	Transfer size	Address offset	DATA[31:24]	DATA[23:16]	DATA[15:8]	DATA[7:0]	
Word	0	Active[MS]	Active	Active	Active[LS]	Word	0	Active[MS]	Active	Active	Active[LS]	
Halfword	0		-	Active[MS]	Active[LS]	Halfword	0	Active[MS]	Active[LS]	-	-	
Halfword	2	Active[MS]	Active[LS]	-	-	Halfword	2	-	-	Active[MS]	Active[LS]	
Byte	0	-	-	-	Active	Byte	0	Active	-	-	-	
Byte	1		-	Active		Byte	1	-	Active	-	-	
Byte	2	-	Active	-	-	Byte	2	-	-	Active	-	
Byte	3	Active	-	-	-	Byte	3	-	-	-	Active	
							 The datum of 32-bit word always the same value independent of endianness. 					
							 This scheme makes it possible to inter-mix big- and little-endian 					
							svstem	without	anv tre	atment.		
							Howe size.	ver, access	es should ke	eep its acce	SS	

	References
 ARM, AMBA Specification, Cha ARM, AMBA3 AHB-Lite Protoco ARM, Multi-layer AHB Overvier ARM, AMBA 5 AHB Protocol S 2015. 	apter 3 AMBA AHB, ARM IHI 0011A, 1999. ool Specification, v1.0, ARM IHI 0033A, 2006. w, ARM DVI 0045B, 2004. pecification, AHB5, AHB-Lite, ARM IHI 0033B,
Copyright © 2016 - 2017 by Ando Ki	AMBA 5 AHB5 (15)